IEC 60191-6-20 Ed. 1.0 b:2010 PDF

Name:
IEC 60191-6-20 Ed. 1.0 b:2010 PDF

Published Date:
08/30/2010

Status:
Active

Description:

Mechanical standardization of semiconductor devices - Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline J-lead packages (SOJ)

Publisher:
International Electrotechnical Commission

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

IEC 60191-6-20:2010 specifies methods to measure package dimensions of small outline J-lead-packages (SOJ), package outline form E in accordance with IEC 60191-4.

Edition :	1.0
File Size :	1 file , 580 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	21
Published :	08/30/2010

History

Related products

IEC 60191-6-12 Ed. 2.0 b:2011

Published Date: 06/08/2011

Mechanical standardization of semiconductor devices - Part 6-12: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guidelines for fine-pitch land grid array (FLGA)

$43.5

IEC 60749-39 Ed. 2.0 b:2021

Published Date: 11/01/2021

Semiconductor devices - Mechanical and climatic test methods - Part 39: Measurement of moisture diffusivity and water solubility in organic materials used for semiconductor components

$28.5

IEC 60191-6 Ed. 3.0 b:2009

Published Date: 11/26/2009

Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

$83.4