IEEE/IEC 62530-2-2023 PDF

IEEE/IEC 62530-2-2023 PDF

Name:
IEEE/IEC 62530-2-2023 PDF

Published Date:
10/19/2023

Status:
Active

Description:

IEEE/IEC International Standard--SystemVerilog--Part 2: Universal Verification Methodology Language Reference Manual

Publisher:
IEEE/IEC

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$68.4
Need Help?
Adoption Standard - Active. The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.
File Size : 1 file , 2.8 MB
ISBN(s) : 9798855702132, 9798855702149, 9798855702156
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 461
Product Code(s) : STD26542, STDPD26542, STDPL26542
Published : 10/19/2023

History


Related products

IEEE/IEC 61523-3-2004
Published Date: 11/15/2004
IEC/IEEE International Standard - Delay and Power Calculation Standards - Part 3: Standard Delay Format (SDF) for the Electronic Design Process
$91.8

Best-Selling Products