IPC J-STD-028 PDF

IPC J-STD-028 PDF

Name:
IPC J-STD-028 PDF

Published Date:
04/01/1999

Status:
Active

Description:

Performance Standard fo Construction of Flip Chip and Chip Scale Bumps

Publisher:
Association Connecting Electronics Industries

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$39
Need Help?
This new standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip and Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacture and the user of flip chip or chip scale devices. Recommendations are provided for options and flexibility to implement best commercial practices and evolving process improvements.
File Size : 1 file , 300 KB
Note : This product is unavailable in Russia, Ukraine, Belarus
Number of Pages : 36
Product Code(s) : J-028(D)1
Published : 04/01/1999

History


Related products

IPC J-STD-012
Published Date: 01/01/1996
Implementation of Flip Chip and Chip Scale Technology
$54.6
IPC SM-784
Published Date: 11/01/1990
Guidelines for Chip-on-Board Technology Implementation
$42.6
IPC J-STD-026
Published Date: 04/01/1999
Semiconductor Design Standard for Flip Chip Applications
$39
IPC SM-785
Published Date: 11/01/1992
Guidelines for Accelerated Reliability Testing of Surface Mount Solder Attachments
$42.6

Best-Selling Products