JEDEC J-STD-609C.01 PDF

JEDEC J-STD-609C.01 PDF

Name:
JEDEC J-STD-609C.01 PDF

Published Date:
04/01/2024

Status:
Active

Description:

Marking, Symbols, and Labels of Leaded and Lead-Free Terminal Finished Materials Used in Electronic Assembly

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$Free Download
Need Help?

This standard applies to components and assemblies that contain Pb-free and Pb-containing solders and finishes. This standard describes the marking of components and the labeling of their shipping containers to identify their 2nd level terminal finish or material, and applies to components that are intended to be attached to boards or assemblies with solder or mechanical clamping or are press fit. This standard also applies to 2nd level terminal materials for bumped die that are used for direct board attach.

This standard applies to boards/assemblies, to identify the type of Pb-free or Pb-containing solder used. This standard documents a method for identifying board surface finishes and Printed Circuit Board (PCB) resin systems. This standard applies to PCB base materials and for marking the type of conformal coating utilized on Printed Circuit Board Assemblies (PCBAs). Material and their containers previously marked or labeled according to JESD 97, IPC-1066, or previous versions of this standard need not be remarked unless agreed upon by the supplier and customer.

Labeling of exterior surfaces of finished articles, such as computers, printers, servers, and the like, is outside the scope of this standard. However internal PCBs and PCBAs are covered by this standard. Labeling of retail packages containing electronic products is also outside the scope of this standard. Markings under this standard do not denote EU RoHS compliance, or any other regional substance restriction legislation addressing lead content.


File Size : 1 file , 560 KB
Note : This product is unavailable in Russia, Belarus
Number of Pages : 24
Published : 04/01/2024

History

JEDEC J-STD-609C.01
Published Date: 04/01/2024
Marking, Symbols, and Labels of Leaded and Lead-Free Terminal Finished Materials Used in Electronic Assembly
Free Download
JEDEC J-STD-609C
Published Date: 12/01/2023
Marking, Symbols, and Labels of Leaded and Lead-Free Terminal Finished Materials Used in Electronic Assembly
Free Download
JEDEC J-STD-609A.01
Published Date: 02/01/2011
AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES
$17.7
JEDEC J-STD-609
Published Date: 05/01/2007
MARKING AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES
$17.7

Related products

JEDEC JESD22-B118A
Published Date: 11/01/2021
Semiconductor Wafer and Die Backside External Visual Inspection
$18.6
JEDEC JEP193
Published Date: 12/01/2022
Survey On Latch-Up Testing Practices and Recommendations for Improvements
Free Download
JEDEC JEP196
Published Date: 11/01/2023
A Case for Lowering Component-level CDM ESD Specifications and Requirements Part II: Die-to-Die Interfaces
Free Download

Best-Selling Products