JEDEC JEP69-B (R1999) PDF

Name:
JEDEC JEP69-B (R1999) PDF

Published Date:
11/01/1973

Status:
Active

Description:

PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This publication indicates preferred pinouts for FETs in various package designs.

File Size :	1 file , 87 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	8
Published :	11/01/1973

Published Date: 12/01/1967

TEST PROCEDURES FOR VERIFICATION OF MAXIMUM RATINGS OF POWER TRANSISTORS

$20.1

Published Date: 05/01/1965

MEASUREMENT OF SMALL SIGNAL HF, VHF, AND UHF POWER GAIN OF TRANSISTORS

$14.4

Published Date: 10/01/1975

THERMAL RESISTANCE MEASUREMENTS OF CONDUCTION COOLED POWER TRANSISTORS

$16.8

Published Date: 04/01/1968

THE MEASUREMENT OF TRANSISTOR NOISE FIGURE AT FREQUENCIES UP TO 20 kHz BY SINUSOIDAL SIGNAL-GENERATOR METHOD

$15.3