JEDEC JESD 12-1B PDF

JEDEC JESD 12-1B PDF

Name:
JEDEC JESD 12-1B PDF

Published Date:
08/01/1993

Status:
Active

Description:

ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$18
Need Help?
The purpose of this standard is to promote the uniform use of abbreviations, terms, and definitions throughout the semiconductor industry. It is a useful guide for users, manufactures, educators, technical writers, and others interested in the characterization, nomenclature, and classification of semicustom integrated circuits.
File Size : 1 file
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 19
Published : 08/01/1993

History


Related products

JEDEC JEP116
Published Date: 11/01/1991
CMOS SEMICUSTOM DESIGN GUIDELINES
$42.3
JEDEC JESD22-A109B
Published Date: 11/01/2011
HERMETICITY
$14.4
JEDEC JESD8-23
Published Date: 10/01/2009
UNIFIED WIDE POWER SUPPLY VOLTAGE RANGE CMOS DC INTERFACE STANDARD FOR NON-TERMINATED DIGITAL INTEGRATED CIRCUITS
$15.3

Best-Selling Products

APA 3D-001
Published Date: 11/01/2006
APA Full-Scale House Test Project: Progress Report 1
APA 3D-002
Published Date: 01/01/2007
APA Full-Scale House Test Project: Progress Report 2
APA 3D-003
Published Date: 01/01/2007
APA Full-Scale House Test Project: Progress Report 3
APA 3D-004
Published Date: 01/01/2007
APA Full-Scale House Test Project: Progress Report 4
APA 3D-005
Published Date: 01/01/2007
APA Full-Scale House Test Project: Progress Report 5
APA 3D-007
Published Date: 01/01/2007
APA Full-Scale House Test Project: Progress Report 7