JEDEC JESD 12-2 PDF

JEDEC JESD 12-2 PDF

Name:
JEDEC JESD 12-2 PDF

Published Date:
02/01/1986

Status:
Active

Description:

ADDENDUM No. 2 to JESD12 - STANDARD FOR CELL-BASED INTEGRATED CIRCUIT BENCHMARK SET

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

The purpose of these benchmarks is to provide a common set of high level functions that serve as vehicles for comparing the performance of cell-based ICs implemented in any technology using any internal structure. JESD12-2 extends the gate array benchmark set (JESD12) to cell-based ICs.

File Size :	1 file
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	38
Published :	02/01/1986

History

Related products

Published Date: 11/01/1991

CMOS SEMICUSTOM DESIGN GUIDELINES

$42.3

Published Date: 07/01/2008

TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE

$18.6

Published Date: 06/01/1985

SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)

$16.2

JEDEC JESD22-B114B

JEDEC JESD22-B114B

Published Date: 01/01/2020

Mark Legibility

$16.8

Best-Selling Products

JEDEC EIA 318-B

JEDEC EIA 318-B

Published Date: 07/01/1996

MEASUREMENT OF REVERSE RECOVERY TIME FOR SEMICONDUCTOR SIGNAL DIODES

$17.7

JEDEC EIA 323 (R2002)

JEDEC EIA 323 (R2002)

Published Date: 03/01/1966

AIR-CONVECTION-COOLED, LIFE TEST ENVIRONMENT FOR LEAD-MOUNTED SEMICONDUCTOR DEVICES

$15.3

JEDEC EIA 365 (R1984)

JEDEC EIA 365 (R1984)

Published Date: 11/01/1969

PERFORMANCE TEST PROCEDURE FOR SOLAR CELLS AND CALIBRATION PROCEDURE FOR SOLAR CELL STANDARDS FOR SPACE VEHICLE SERVICE

$17.7

JEDEC EIA 397-1

JEDEC EIA 397-1

Published Date: 07/01/1980

ADDENDUM No. 1 TO EIA-397

$31.8

Published Date: 06/01/1972

RECOMMENDED STANDARD FOR THYRISTORS

$68.4

Published Date: 02/01/2006

STATISTICAL PROCESS CONTROL SYSTEMS

$22.2