JEDEC JESD206.01 PDF

JEDEC JESD206.01 PDF

Name:
JEDEC JESD206.01 PDF

Published Date:
01/01/2023

Status:
Active

Description:

FBDIMM Architecture and Protocol

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Czech version):
200 business days

SKU:
jedec-jesd206-01_2523536

Choose Document Language:
0
Need Help?

Terminology update. This standard includes four chapters of the FBD Channel Specification (cover) Channel Overview (Chapter 2), Initialization (Chapter 3), Channel Protocol (Chapter 4), and Reliability, Availability, and Serviceability (RAS) (Chapter 5).


File Size : 1 file , 3.5 MB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 128
Published : 01/01/2023

History

JEDEC JESD206.01
Published Date: 01/01/2023
FBDIMM Architecture and Protocol
JEDEC JESD206
Published Date: 01/01/2007
FBDIMM Architecture and Protocol
57.30 €

Related products

JEDEC JESD73-2
Published Date: 08/01/2001
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS
15.30 €
JEDEC JESD82-6A.01
Published Date:
DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS
JEDEC JESD82-8.01
Published Date: 02/01/2004
STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
18.00 €
JEDEC JESD82-3B.01
Published Date: 01/01/2023
DEFINITION OF THE SSTV16857 2.5 V, 14-BIT SSTL_2 REGISTERED BUFFER FOR DDR DIMM APPLICATIONS

Best-Selling Products

3-D Integral Photography
Published Date: 01/01/2016
12.00 €
3D IC Devices, Technologies, and Manufacturing
Published Date: 01/01/2016
21.30 €
3D Printing of Optics
Published Date: 01/01/2018
12.00 €
A System Engineering Approach to Imaging
Published Date: 01/01/1998
29.70 €