JEDEC JESD214.01 PDF

JEDEC JESD214.01 PDF

Name:
JEDEC JESD214.01 PDF

Published Date:
08/01/2017

Status:
Active

Description:

CONSTANT-TEMPERATURE AGING METHOD TO CHARACTERIZE COPPER INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$21.6
Need Help?
This document describes a constant temperature (isothermal) aging method for testing copper (Cu) metallization test structures on microelectronics wafers for susceptibility to stress-induced voiding (SIV). This method is to be conducted primarily at the wafer level of production during technology development, and the results are to be used for lifetime prediction and failure analysis. Under some conditions, the method may be applied to package-level testing. This method is not intended to check production lots for shipment, because of the long test time.
File Size : 1 file , 710 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Published : 08/01/2017

History


Related products

JEDEC JEP132A.01
Published Date: 12/01/2022
PROCESS CHARACTERIZATION GUIDELINE
Free Download
JEDEC JEP144A
Published Date: 11/01/2011
GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES
$17.1
JEDEC JESD16B
Published Date: 11/01/2017
ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)
$23.4

Best-Selling Products

Finding & Managing Subcontractors
Published Date: 03/01/1996
$12