JEDEC JESD24-12 PDF

JEDEC JESD24-12 PDF

Name:
JEDEC JESD24-12 PDF

Published Date:
06/01/2004

Status:
Active

Description:

THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$16.8
Need Help?
The purpose of this test method is to measure the thermal impedance of the IGBT (Insulated Gate Bipolar Transistor) under the specified conditions of applied voltage, current and pulse duration. The temperature sensitivity of the collector-emitter on voltage, VCE(on), is used as the junction temperature indicator. This is an alternative method to JEDEC Standard No. 24-6.
File Size : 1 file , 470 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Published : 06/01/2004

History


Related products

JEDEC JEP115 (R1999)
Published Date: 08/01/1989
POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD
$15.9
JEDEC JESD284-A (R2002)
Published Date: 11/01/1963
TEST METHODS FOR THE COLLECTOR-BASE TIME CONSTANT AND FOR THE RESISTIVE PART OF THE COMMON-EMITTER INPUT IMPEDANCE
$14.4
JEDEC JESD6 (R2002)
Published Date: 02/01/1967
MEASUREMENT OF SMALL VALUES OF TRANSISTOR CAPACITANCE
$17.7
JEDEC JESD250C
Published Date: 02/01/2021
Graphics Double Data Rate 6 (GDDR6) 5GRAM Standard
$68.4

Best-Selling Products

SAE/ISO CRP10
Published Date: 01/01/1995
Noise Test Site Variability