JEDEC JESD51-14 PDF

JEDEC JESD51-14 PDF

Name:
JEDEC JESD51-14 PDF

Published Date:
11/01/2010

Status:
Active

Description:

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTOR DEVICES WITH HEAT FLOW TROUGH A SINGLE PATH

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$24
Need Help?
This document specifies a test method (referred to herein as "Transient Dual Interface Measurement") to determine the conductive thermal resistance "Junction-to-Case" R0JC (0JC) of semiconductor devices with a heat flow through a single path, i.e., semiconductor devices with a high conductive heat flow path from the die surface that is heated to a package case surface that can be cooled by contacting it to an external heat sink.
File Size : 1 file , 670 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Published : 11/01/2010

History


Related products

JEDEC JESD15-3
Published Date: 07/01/2008
TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE
$18.6
JEDEC JESD15-4
Published Date: 10/01/2008
DELPHI COMPACT THERMAL MODEL GUIDELINE
$20.1
JEDEC JESD51-13
Published Date: 06/01/2009
Glossary of Thermal Measurement Terms and Definitions
$16.2
JEDEC JESD51-51A
Published Date: 11/01/2022
Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impedance of Light-emitting Diodes with Exposed Cooling Surface
Free Download

Best-Selling Products