JEDEC JESD82-514.01 PDF

JEDEC JESD82-514.01 PDF

Name:
JEDEC JESD82-514.01 PDF

Published Date:
06/01/2024

Status:
Active

Description:

DDR5 Registering Clock Driver Definition (DDR5RCD04)

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Czech version):
200 business days

SKU:
jedec-jesd82-514-01_2906165

Choose Document Language:
0
Need Help?

This document defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the DDR5 Registering Clock Driver (RCD) with parity for driving address and control nets on DDR5 RDIMM applications. The DDR5RCD04 Device ID is DID = 0x0054.

The terms ‘Registering Clock Driver’, ‘RCD’, ‘register’ or ‘device’ are used interchangeably to refer to this device in the remainder of this specification.

The purpose is to provide a standard for the DDR5RCD04 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. DDR5RCD04 is backwards compatible with DDR5RCD03, DDR5RCD02 and DDR5RCD01.

The designation DDR5RCD04 refers to the part designation of a series of commercial logic parts common in the industry. This designation is normally preceded by a series of manufacturer specific characters to make up a complete part designation.


File Size : 1 file , 5.6 MB
Note : This product is unavailable in Russia, Belarus
Number of Pages : 294
Published : 06/01/2024

History

JEDEC JESD82-514.01
Published Date: 06/01/2024
DDR5 Registering Clock Driver Definition (DDR5RCD04)
JEDEC JESD82-514
Published Date: 05/01/2024
DDR5 Registering Clock Driver Definition (DDR5RCD04)

Related products

JEDEC JESD309-S0-RCB
Published Date: 08/01/2022
DDR5 SODIMM Raw Card Annex B. Version 1.0
JEDEC JESD82-521
Published Date: 12/01/2021
DDR5 Buffer Definition (DDR5DB01) - Rev. 1.1
JEDEC JESD82-512 Rev. 1.00
Published Date: 02/01/2023
DDR5 Registering Clock Driver Definition (DDR5RCD02)
JEDEC JESD323
Published Date: 12/01/2023
DDR5 Clocked Unbuffered Dual Inline Memory Module (CUDIMM) Common Specification Version 1.0

Best-Selling Products

FCI 13-1-2022
Published Date: 2022
Determining Condensate Loads to Size Steam Traps
66.00 €
FCI 15-1-2020
Published Date: 2020
Standard for Production Testing of Pressure Regulators
49.50 €
FCI 17-1-2018
Published Date: 10/01/2018
Standard for Production Testing of Sanitary Pressure Regulators
33.00 €
FCI 18-1-2021
Published Date: 2021
Standard for Sizing and Selection of Type 1 Secondary Pressure Drainers
33.00 €
FCI 18-2-2020
Published Date: 2020
Standard for Installation of Type 1 Secondary Pressure Drainers
33.00 €