IEC 61691-6 Ed. 2.0 en:2021 PDF

IEC 61691-6 Ed. 2.0 en:2021 PDF

Name:
IEC 61691-6 Ed. 2.0 en:2021 PDF

Published Date:
06/08/2021

Status:
Active

Description:

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

Publisher:
International Electrotechnical Commission

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$153.6
Need Help?

IEC 61691-6:2021(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.


Edition : 2.0
File Size : 1 file , 9.3 MB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 671
Published : 06/08/2021

History

IEC 61691-6 Ed. 2.0 en:2021
Published Date: 06/08/2021
Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
$153.6
IEC 61691-6 Ed. 1.0 en:2009
Published Date: 12/14/2009
Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
$132.9

Related products

IEC 61511-1 Ed. 2.1 b:2017
Published Date: 08/16/2017
Functional safety - Safety instrumented systems for the process industry sector - Part 1: Framework, definitions, system, hardware and application programming requirements CONSOLIDATED EDITION
$174.6
IEC 62530-2 Ed. 2.0 en:2023
Published Date: 10/01/2023
SystemVerilog – Part 2: Universal Verification Methodology Language Reference Manual
$153.6

Best-Selling Products