JEDEC JEP198 PDF

JEDEC JEP198 PDF

Name:
JEDEC JEP198 PDF

Published Date:
11/01/2023

Status:
Active

Description:

Guideline for Reverse Bias Reliability Evaluation Procedures for Gallium Nitride Power Conversion Devices

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$Free Download
Need Help?

This publication presents guidelines for evaluating the Time Dependent Breakdown (TDB) reliability of GaN power switches. It is applicable to planar enhancement-mode, depletion mode, GaN integrated power solutions and cascode GaN power switches. If the GaN power component used in a GaN integrated power solution has been tested by HTRB either individually or as part of the integrated power solution, then this guideline will be met.

This guideline will cover suggested stress conditions and related test parameters for evaluating the TDB reliability of GaN power transistors using off-state bias. These stress conditions and test parameters are designed to evaluate the reliability performance of GaN products over their useful lifetime under accelerated stress conditions. The stress described in this document is referred to as continuous DC voltage with the device in reverse bias (Off state). Temperature and/or voltage may be used to accelerate the rate of aging mechanisms of the devices.

Methods for determining voltage and temperature acceleration are beyond the scope of this guideline. Suppliers are to provide the data and experimental methods used upon request by the customers and to be in compliance with JESD91. Throughout this guideline, it will be assumed that voltage and temperature acceleration coefficients are known quantities.

In the case of an GaN device integrated with a silicon device this document only applicable to the GaN portion of the device and does not cover off state failure mechanisms of the non-GaN components.


File Size : 1 file , 190 KB
Note : This product is unavailable in Russia, Belarus
Number of Pages : 14
Published : 11/01/2023

History


Related products

JEDEC JESD51-1
Published Date: 12/01/1995
INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD - ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE)
$23.4
JEDEC JESD311-A (R2009)
Published Date: 11/01/1981
MEASUREMENT OF TRANSISTOR NOISE FIGURE AT MF, HF, AND VHF
$18
JEDEC JESD75-3
Published Date: 07/01/2001
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS
$14.1
JEDEC JESD82-27.01
Published Date: 03/01/2023
Definition of the SSTUB32869 Registered Buffer with Parity for DDR2 RDIMM Applications
Free Download

Best-Selling Products