JEDEC JESD 12-3 PDF

JEDEC JESD 12-3 PDF

Name:
JEDEC JESD 12-3 PDF

Published Date:
06/01/1986

Status:
Active

Description:

ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$17.7
Need Help?
This standard defines a minimum set of macro cell standards for CMOS gate arrays. A total of 41 macro cell types are addressed, all of which are commonly used by gate array designers to implement Application Specific Integrated Circuits.
File Size : 1 file
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 18
Published : 06/01/1986

History


Related products

JEDEC JEP116
Published Date: 11/01/1991
CMOS SEMICUSTOM DESIGN GUIDELINES
$42.3
JEDEC JESD 22-A121A (R2014)
Published Date: 07/01/2008
MEASURING WHISKER GROWTH ON TIN AND TIN ALLOY SURFACE FINISHES
$22.2
JEDEC JESD313-B (R2001)
Published Date: 10/01/1975
THERMAL RESISTANCE MEASUREMENTS OF CONDUCTION COOLED POWER TRANSISTORS
$16.8
JEDEC JESD12
Published Date: 06/01/1985
SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)
$16.2

Best-Selling Products

ECE R-95
Published Date: 07/20/1995
ECE Regulation 95 - Concerning the Adoption of Uniform Conditions of Approval and Reciprocal Recognition of Approval for Motor Vehicle Equipment and Parts