JEDEC JESD 8-20A PDF

Name:
JEDEC JESD 8-20A PDF

Published Date:
10/01/2009

Status:
Active

Description:

POD15 - 1.5 V Pseudo Open Drain I/O

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard defines the dc and ac single-ended (data) and differential (clock) operating conditions, I/O impedance, and the termination and calibration scheme for 1.5 V Pseudo Open Drain I/Os. The 1.5 V Pseudo Open Drain interface, also known as POD15, is primarily used to communicate with GDDR4 and GDDR5 SGRAM devices. Item 135.01.

File Size :	1 file , 320 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	19
Published :	10/01/2009

History

Related products

JEDEC JESD8-12A.01

Published Date: 09/01/2007

1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS

$15.9

JEDEC JESD8-22B

Published Date: 04/01/2014

HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT

$23.4

JEDEC JESD8-23

Published Date: 10/01/2009

UNIFIED WIDE POWER SUPPLY VOLTAGE RANGE CMOS DC INTERFACE STANDARD FOR NON-TERMINATED DIGITAL INTEGRATED CIRCUITS

$15.3

JEDEC JESD8-6

Published Date: 08/01/1995

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$18