JEDEC JESD 8-22 PDF

Name:
JEDEC JESD 8-22 PDF

Published Date:
08/01/2009

Status:
Active

Description:

HSUL_12 LPDDR2 I/O

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the High Speed Unterminated Logic (HSUL_12) logic switching range, nominally 0 V to 1.2 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages.

File Size :	1 file , 230 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	27
Published :	08/01/2009

History

JEDEC JESD8-22B

Published Date: 04/01/2014

HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT

$23.4

JEDEC JESD8-22A

Published Date: 10/01/2012

HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT

$23.4

JEDEC JESD 8-22

Published Date: 08/01/2009

HSUL_12 LPDDR2 I/O

$21.6

Related products

JEDEC JESD8-13

Published Date: 10/01/2001

SCALABLE LOW-VOLTAGE SIGNALING FOR 400 MV (SLVS-400)

$15.9

JEDEC JESD8-8

Published Date: 08/01/1996

ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$17.7