JEDEC JESD203 PDF

JEDEC JESD203 PDF

Name:
JEDEC JESD203 PDF

Published Date:
11/01/2005

Status:
Active

Description:

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$15.3
Need Help?
This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.
File Size : 1 file , 86 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 9
Published : 11/01/2005

History


Related products

JEDEC JESD2
Published Date: 12/01/1982
DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS
$15.9
JEDEC JESD76
Published Date: 04/01/2000
DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES
$14.4
JEDEC JESD13-B
Published Date: 05/01/1980
STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES
$24
JEDEC JESD18-A
Published Date: 01/01/1993
STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC
$24

Best-Selling Products

ISUZU ADHES/SEAL RENEWAL
Published Date: 01/01/2000
ISUZU ADHESIVES/SEALERS RENEWAL
ISUZU COATINGS RENEWAL
Published Date: 01/01/2000
ISUZU COATINGS, PLASTICS & RUBBER RENEWAL
ISUZU COATINGS U02/06
Published Date: 06/01/2002
ISUZU COATINGS UPDATE 02/06
ISUZU COATINGS U03/04
Published Date: 04/01/2003
ISUZU COATINGS UPDATE 03/04
ISUZU FUELS/LUBES RENEWAL
Published Date: 01/01/2000
ISUZU FUELS/LUBES & COOLANT RENEWAL
ISUZU FUELS/LUBES U01/08
Published Date: 08/01/2001
ISUZU FUELS/LUBES UPDATE 01/08