JEDEC JESD2 PDF

Name:
JEDEC JESD2 PDF

Published Date:
12/01/1982

Status:
Active

Description:

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard provides a chip carrier format for digital devices by defining pin functions and locations for 20, 38, 44, 52, and 68-terminal devices.

File Size :	2 files , 500 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	11
Published :	12/01/1982

History

Related products

JEDEC JESD203

Published Date: 11/01/2005

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

$15.3

JEDEC JESD76

Published Date: 04/01/2000

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES

$14.4

JEDEC JESD76-3

Published Date: 08/01/2001

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

$14.4

JEDEC JESD13-B

Published Date: 05/01/1980

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES

$24

Best-Selling Products

Handbook of Adhesive Chemical and Compounding Ingredients

Published Date: 01/01/2013

$112.5

Handbook of Corrosion Inhibitors

Published Date: 01/01/2011

$105

Handbook of Cosmetic and Personal Care Additives Volume 1 and 2

Published Date: 01/01/2013

$142.5

Handbook of Fillers, Extenders, and Diluents

Published Date: 01/01/2008

$88.5

Handbook of Flavors and Fragrances

Published Date: 01/01/2008

$112.5

Handbook of Food Additives

Published Date: 01/01/2008

$112.5