JEDEC JESD28-A PDF

JEDEC JESD28-A PDF

Name:
JEDEC JESD28-A PDF

Published Date:
12/01/2001

Status:
Active

Description:

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$17.7
Need Help?
This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.
File Size : 1 file , 60 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 18
Published : 12/01/2001

History


Related products

JEDEC JEP119A
Published Date: 08/01/2003
A PROCEDURE FOR EXECUTING SWEAT
$22.2
JEDEC JEP128
Published Date: 11/01/1996
GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTING
$15.3
JEDEC JESD202
Published Date: 03/01/2006
METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS
$18.3
JEDEC JESD33-B
Published Date: 02/01/2004
STANDARD METHOD FOR MEASURING AND USING THE TEMPERATURE COEFFICIENT OF RESISTANCE TO DETERMINE THE TEMPERATURE OF A METALLIZATION LINE
$23.4

Best-Selling Products