JEDEC JESD51-32 PDF

JEDEC JESD51-32 PDF

Name:
JEDEC JESD51-32 PDF

Published Date:
12/01/2010

Status:
Active

Description:

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$15.3
Need Help?
This document addresses the need for extending the existing thermal test board standards to accommodate the potential of higher electrical connection needs of multi-chip packages (MCPs) and the associated wire routing to implement these connections. The extensions described in this standard are also applicable to single chip packages needing more than 36 electrical connections for the test.
File Size : 1 file , 38 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 10
Published : 12/01/2010

History


Related products

JEDEC JESD15-3
Published Date: 07/01/2008
TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE
$18.6
JEDEC JESD15-4
Published Date: 10/01/2008
DELPHI COMPACT THERMAL MODEL GUIDELINE
$20.1
JEDEC JESD51-13
Published Date: 06/01/2009
Glossary of Thermal Measurement Terms and Definitions
$16.2
JEDEC JESD51-31
Published Date: 07/01/2008
THERMAL TEST ENVIRONMENT MODIFICATIONS FOR MULTICHIP PACKAGES
$17.7

Best-Selling Products