Low prices! Originals & Translations! Save your budget and time!
ONLINENORMS: Online Standards Store
Click View Shopping Cart
  1. Home
  2. JEDEC
  3. JEDEC JESD51-3 PDF

JEDEC JESD51-3 PDF

JEDEC JESD51-3 PDF

Name:
JEDEC JESD51-3 PDF

Published Date:
08/01/1996

Status:
Active

Description:

LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

Publisher:
JEDEC Solid State Technology Association

Document status:
Active
Format:
Electronic (PDF)
Delivery time:
10 minutes
Delivery time (for Russian version):
200 business days
SKU:
Choose Document Language:
$15.9
Need Help?
This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.
File Size : 1 file
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 11
Published : 08/01/1996

History

Related products

JEDEC JESD15
JEDEC JESD15
Published Date: 10/01/2008
THERMAL MODELING OVERVIEW
$15.3
JEDEC JESD51-2A
JEDEC JESD51-2A
Published Date: 01/01/2007
INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)
$18.6
JEDEC JESD51-6
JEDEC JESD51-6
Published Date: 03/01/1999
INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - FORCED CONVECTION (MOVING AIR)
$14.4
JEDEC JESD51-7
JEDEC JESD51-7
Published Date: 02/01/1999
HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES
$15.9

Best-Selling Products

Groupware & Workflow Management Systems: Selection, Design
Groupware & Workflow Management Systems: Selection, Design
Published Date: 07/01/1998