JEDEC JESD60A PDF

JEDEC JESD60A PDF

Name:
JEDEC JESD60A PDF

Published Date:
09/01/2004

Status:
Active

Description:

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$20.1
Need Help?
This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
File Size : 1 file , 85 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 24
Published : 09/01/2004

History


Related products

JEDEC JEP128
Published Date: 11/01/1996
GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTING
$15.3
JEDEC JEP139
Published Date: 12/01/2000
GUIDELINE FOR CONSTANT TEMPERATURE AGING TO CHARACTERIZE ALUMINUM INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING
$17.7
JEDEC JESD28-1
Published Date: 09/01/2001
N-CHANNEL MOSFET HOT CARRIER DATA ANALYSIS
$16.2
JEDEC JESD33-B
Published Date: 02/01/2004
STANDARD METHOD FOR MEASURING AND USING THE TEMPERATURE COEFFICIENT OF RESISTANCE TO DETERMINE THE TEMPERATURE OF A METALLIZATION LINE
$23.4

Best-Selling Products

The New Yorker Book of Technology Cartoons
Published Date: 10/01/2000
$7.5