JEDEC JESD71 PDF

JEDEC JESD71 PDF

Name:
JEDEC JESD71 PDF

Published Date:
08/01/1999

Status:
Active

Description:

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$26.1
Need Help?
STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.
File Size : 1 file , 400 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 48
Published : 08/01/1999

History


Related products

JEDEC JESD2
Published Date: 12/01/1982
DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS
$15.9
JEDEC JESD32
Published Date: 06/01/1996
STANDARD FOR CHAIN DESCRIPTION FILE
$17.7
JEDEC JESD3-C
Published Date: 06/01/1994
STANDARD DATA TRANSFER FORMAT BETWEEN DATA PREPARATION SYSTEM AND PROGRAMMABLE LOGIC DEVICE PROGRAMMER
$23.4
JEDEC JESD79-4D
Published Date: 07/01/2021
DDR4 SDRAM Standard
$85.2

Best-Selling Products