JEDEC JESD8-2 PDF

JEDEC JESD8-2 PDF

Name:
JEDEC JESD8-2 PDF

Published Date:
03/01/1993

Status:
Active

Description:

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$15.3
Need Help?
This Addendum No. 2 to JEDEC Standard No. 8 provides standard operating voltage and interface levels that can be used by designers and application engineers as they develop and introduce new products. Covers the ECL logic family designated 300K ECL. The 300K ECL family is Voltage and Temperature Compensated, with I/O interface levels compatible with the existing 100K ECL and 101K ECl families.
File Size : 1 file
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 9
Published : 03/01/1993

History


Related products

JEDEC JESD67
Published Date: 02/01/1999
I/O DRIVERS AND RECEIVERS WITH CONFIGURABLE COMMUNICATION VOLTAGE, IMPEDANCE, AND RECEIVER THRESHOLD
$16.8
JEDEC JESD8-12A.01
Published Date: 09/01/2007
1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS
$15.9
JEDEC JESD8-15A
Published Date: 09/01/2003
STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)
$18.6
JEDEC JESD8-22B
Published Date: 04/01/2014
HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT
$23.4

Best-Selling Products