JEDEC JESD82-16A PDF

JEDEC JESD82-16A PDF

Name:
JEDEC JESD82-16A PDF

Published Date:
05/01/2007

Status:
Active

Description:

DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$24
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
File Size : 1 file , 350 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 43
Published : 05/01/2007

History


Related products

JEDEC JESD64-A
Published Date: 10/01/2000
STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS
$15.3
JEDEC JESD76-2
Published Date: 06/01/2001
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)
$14.4
JEDEC JESD82-15
Published Date: 11/01/2005
STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
$18.6
JEDEC JESD82-6A.01
Published Date:
DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS
Free Download

Best-Selling Products

Slurry Pipeline Transportation
Published Date: 02/01/1977
$27
The Lighting of Underground Mines
Published Date: 01/01/1982
$15