JEDEC JESD82-15 PDF

JEDEC JESD82-15 PDF

Name:
JEDEC JESD82-15 PDF

Published Date:
11/01/2005

Status:
Active

Description:

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$18.6
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
File Size : 1 file , 170 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 21
Published : 11/01/2005

History


Related products

JEDEC JESD 36
Published Date: 06/01/1996
STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES
$16.8
JEDEC JESD54
Published Date: 02/01/1996
STANDARD FOR DESCRIPTION OF 54/74ABTXXX AND 74BCXXX TTL-COMPATIBLE BiCMOS LOGIC DEVICES
$23.4
JEDEC JESD82-13A.01
Published Date: 02/01/2023
Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications
Free Download
JEDEC JESD82-16A
Published Date: 05/01/2007
DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
$24

Best-Selling Products