JEDEC JESD82-19A PDF

JEDEC JESD82-19A PDF

Name:
JEDEC JESD82-19A PDF

Published Date:
05/01/2007

Status:
Active

Description:

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$21.6
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32S865 and SSTUA32D865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications.
File Size : 1 file , 180 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 29
Published : 05/01/2007

History


Related products

JEDEC JESD55
Published Date: 05/01/1996
STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES
$18.6
JEDEC JESD65B
Published Date: 09/01/2003
DEFINITION OF SKEW SPECIFICATIONS FOR STANDARD LOGIC DEVICES
$18
JEDEC JESD73-1
Published Date: 08/01/2001
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES
$15.3
JEDEC JESD75-3
Published Date: 07/01/2001
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS
$14.1

Best-Selling Products