JEDEC JESD73-1 PDF

JEDEC JESD73-1 PDF

Name:
JEDEC JESD73-1 PDF

Published Date:
08/01/2001

Status:
Active

Description:

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$15.3
Need Help?
This standard covers specifications for a family of 3.3 V NMOS FET bus switch devices. Not included in this document are device specific parameters and performance levels that the vendor must also supply for full device description. The purpose of this document is to provide a set of uniform data sheet parameters for the description of bus switch devices. This standard includes required parameters, test conditions, test levels, and measurement methods for data sheet descriptions of bus switch devices.
File Size : 1 file , 85 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 10
Published : 08/01/2001

History


Related products

JEDEC JESD 36
Published Date: 06/01/1996
STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES
$16.8
JEDEC JESD75-4
Published Date: 03/01/2004
BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS
$15.9
JEDEC JESD82-15
Published Date: 11/01/2005
STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
$18.6
JEDEC JESD82-19A
Published Date: 05/01/2007
DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
$21.6

Best-Selling Products