JEDEC JESD82-9B PDF

JEDEC JESD82-9B PDF

Name:
JEDEC JESD82-9B PDF

Published Date:
05/01/2007

Status:
Active

Description:

DEFINITION OF SSTU32865 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$20.1
Need Help?
This standard provides the functional definition, ball-out configuration and package outline, signal definitions and input/output characteristics for a 28-bit 1:2 registered driver with parity suitable for use on DDR2 RDIMMs. The SSTU32865 integrates the functional equivalent of two SSTU32864 devices (as defined in JESD82-7) into a single device, thereby easing layout and board design constraints especially on high density RDIMMs such as dual rank, by four configurations. Moreover, the optional use of a parity function is provided for, permitting detection and reporting of parity errors across its 22 data inputs. JESD82-9 specifies a 160-pin Thin-profile, fine-pitch ball-grid array (TFBGA) package.
File Size : 1 file , 170 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 25
Published : 05/01/2007

History


Related products

JEDEC JESD82-10A
Published Date: 05/01/2007
DEFINITION OF THE SSTU32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
$24
JEDEC JESD 82-22.01
Published Date: 01/01/2023
INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES
$13.8
JEDEC JESD82-30.01
Published Date: 12/29/2022
LRDIMM DDR3 MEMORY BUFFER (MB) Version 1.0
Free Download
JEDEC JESD82-31A.01
Published Date: 12/28/2022
DDR4 Registering Clock Driver Definition (DDR4RCD02)
Free Download

Best-Selling Products