IEC 62483 Ed. 1.0 b:2013 PDF

IEC 62483 Ed. 1.0 b:2013 PDF

Name:
IEC 62483 Ed. 1.0 b:2013 PDF

Published Date:
09/25/2013

Status:
Active

Description:

Environmental acceptance requirements for tin whisker susceptibility of tin and tin alloy surface finishes on semiconductor devices

Publisher:
International Electrotechnical Commission

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$98.7
Need Help?
IEC 62483:2013 describes the methodology applicable for environmental acceptance testing of tin-based surface finishes and mitigation practices for tin whiskers on semiconductor devices. This methodology may not be sufficient for applications with special requirements, (i.e. military, aerospace, etc.). Additional requirements may be specified in the appropriate requirements (procurement) documentation. This first edition is based on JEDEC documents JESD201A and JESD22-A121A and replaces IEC/PAS 62483, published in 2006. This first edition constitutes a technical revision. This edition includes the following significant technical changes with respect to the previous edition:
a) The content of IEC/PAS 62483 was added to the content of JESD201A as Annex A.
b) A methodology was introduced for environmental acceptance testing of tin-based surface finishes and mitigation practices for tin whiskers.
c) A Clause 6 was introduced detailing the reporting requirements of test results.
Edition : 1.0
File Size : 1 file , 1.4 MB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 96
Published : 09/25/2013

History


Related products

IEC 60191-1 Ed. 3.0 en:2018
Published Date: 01/23/2018
Mechanical standardization of semiconductor devices - Part 1: General rules for the preparation of outline drawings of discrete devices
$83.4
IEC 60191-6-20 Ed. 1.0 b:2010
Published Date: 08/30/2010
Mechanical standardization of semiconductor devices - Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline J-lead packages (SOJ)
$15.3
IEC 60749-27 Ed. 2.1 b:2012
Published Date: 09/25/2012
Semiconductor devices - Mechanical and climatic test methods - Part27: Electrostatic discharge (ESD) sensitivity testing - Machine model (MM) CONSOLIDATED EDITION
$41.7
IEC 60191-6-4 Ed. 1.0 b:2003
Published Date: 06/11/2003
Mechanical standardization of semiconductor devices - Part 6-4: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of ball grid array (BGA)
$28.5

Best-Selling Products