JEDEC JESD 82-24 PDF

JEDEC JESD 82-24 PDF

Name:
JEDEC JESD 82-24 PDF

Published Date:
05/01/2007

Status:
Active

Description:

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$21.6
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865 but specifies tighter timing characteristics and a higher application frequency of up to 410MHz.
File Size : 1 file , 220 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 29
Published : 05/01/2007

History

JEDEC JESD82-24.01
Published Date: 01/01/2023
DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
Free Download
JEDEC JESD 82-24
Published Date: 05/01/2007
DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
$21.6

Related products

JEDEC JESD206.01
Published Date: 01/01/2023
FBDIMM Architecture and Protocol
Free Download
JEDEC JESD73-1
Published Date: 08/01/2001
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES
$15.3
JEDEC JESD76-1
Published Date: 06/01/2001
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)
$14.4
JEDEC JESD76-2
Published Date: 06/01/2001
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)
$14.4

Best-Selling Products

Engineering Standards Manual
Published Date: 06/01/1995