JEDEC JESD76-3 PDF

JEDEC JESD76-3 PDF

Name:
JEDEC JESD76-3 PDF

Published Date:
08/01/2001

Status:
Active

Description:

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$14.4
Need Help?
This standard continues the voltage specification migration to the next level beyond the 1.8 V specification already established. The purpose is to provide a standard for 1.5 V nominal supply voltage CMOS logic devices, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
File Size : 1 file , 67 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 8
Published : 08/01/2001

History


Related products

JEDEC JESD2
Published Date: 12/01/1982
DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS
$15.9
JEDEC JESD203
Published Date: 11/01/2005
STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES
$15.3
JEDEC JESD75-6
Published Date: 03/01/2006
PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
$15.9
JEDEC JESD13-B
Published Date: 05/01/1980
STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES
$24

Best-Selling Products