JEDEC JESD7-A PDF

JEDEC JESD7-A PDF

Name:
JEDEC JESD7-A PDF

Published Date:
08/01/1986

Status:
Active

Description:

STANDARD FOR DESCRIPTION OF 54/74HCXXXX AND 54/74HCTXXXX HIGH SPEED CMOS DEVICES

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard provides uniformity, multiplicity of sources, eliminate confusion, and ease of device specification and design by users for HC, and HCT CMOS devices. This standard specifies electrical parameters. It also includes appendices listing part numbers.

File Size :	1 file , 2.3 MB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	97
Published :	08/01/1986

History

Related products

Published Date: 12/01/1982

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

$15.9

Published Date: 07/01/2004

SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

$15.9

Published Date: 03/01/2006

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

$15.9

Published Date: 04/01/2000

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES

$14.4

Best-Selling Products

A Pocket Guide Geo-Metrics : Dimensioning & Tolerating the Metric Version

A Pocket Guide Geo-Metrics : Dimensioning & Tolerating the Metric Version

Published Date: 10/01/1995

$10.5

ACOUSTICS NOISE CONTROL

ACOUSTICS NOISE CONTROL

Published Date: 01/01/1996

$21

Calculus & Analytic Geometry

Calculus & Analytic Geometry

Published Date: 04/01/1996

$7.2