JEDEC JESD73 PDF

JEDEC JESD73 PDF

Name:
JEDEC JESD73 PDF

Published Date:
06/01/1999

Status:
Active

Description:

DESCRIPTION OF 5 V BUS SWITCH WITH TTL-COMPATIBLE CONTROL INPUTS

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard covers specifications for a family of 5 V NMOS FET bus switch devices with 5 V TTL compatible control inputs. Not included in this document are device-specific parameters and performance levels that the vendor must also apply for full device description.

File Size :	1 file , 88 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	9
Published :	06/01/1999

History

Related products

Published Date: 07/01/2001

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS

$14.1

Published Date: 06/01/2001

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)

$14.4

JEDEC JESD82-16A

JEDEC JESD82-16A

Published Date: 05/01/2007

DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS

$24

JEDEC JESD82-19A

JEDEC JESD82-19A

Published Date: 05/01/2007

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$21.6

Best-Selling Products