JEDEC JESD75-2 PDF

JEDEC JESD75-2 PDF

Name:
JEDEC JESD75-2 PDF

Published Date:
07/01/2001

Status:
Active

Description:

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$14.4
Need Help?
This standard provides a pinout standard for 16-bit wide logic devices offered in a 56-ball areagrid array package to provide for uniformity, multiplicity of sources, elimination of confusion,ease of device specification, and ease of use.
File Size : 1 file , 56 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 8
Published : 07/01/2001

History


Related products

JEDEC JESD 36
Published Date: 06/01/1996
STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES
$16.8
JEDEC JESD54
Published Date: 02/01/1996
STANDARD FOR DESCRIPTION OF 54/74ABTXXX AND 74BCXXX TTL-COMPATIBLE BiCMOS LOGIC DEVICES
$23.4
JEDEC JESD73-1
Published Date: 08/01/2001
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES
$15.3
JEDEC JESD82-14A
Published Date: 10/01/2006
DEFINITION OF THE SSTUB32868 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
$22.2

Best-Selling Products

AABC -- AABC Commissioning Guideline
Published Date: 2002
$19.8