JEDEC JESD75-4 PDF

Name:
JEDEC JESD75-4 PDF

Published Date:
03/01/2004

Status:
Active

Description:

BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard defines device pinout for 1-, 2- and 3-bit wide logic functions. This pinout specifically applies to the conversion of Dual-Inline-Packaged (DIP) 1-, 2- and 3-bit logic devices to DSBGA-packaged 1-, 2- and 3-bit logic devices.

File Size :	1 file , 300 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	11
Published :	03/01/2004

History

Related products

JEDEC JESD206.01

Published Date: 01/01/2023

FBDIMM Architecture and Protocol

Free Download

JEDEC JESD70

Published Date: 06/01/1999

2.5 V BiCMOS LOGIC DEVICE FAMILY SPECIFICATION WITH 5 V TOLERANT INPUTS AND OUTPUTS

$15.9

JEDEC JESD82-13A.01

Published Date: 02/01/2023

Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications

Free Download

JEDEC JESD 82-25.01

Published Date: 12/30/2022

DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

Free Download

Best-Selling Products

A Guide to Designing Welds

Published Date: 01/01/1989

$15

Duplex Stainless Steels : Microstructure, Properties & Applications

Published Date: 11/01/1997

Fatigue Strength of Welded Structures

Published Date: 01/01/1991

$45.9

Handbook of Structural Welding

Published Date: 10/01/1997

$23.7

Introduction to the Non-Destructive Testing of Welded Joints

Published Date: 01/01/1996

$37.8