JEDEC JESD75 PDF

JEDEC JESD75 PDF

Name:
JEDEC JESD75 PDF

Published Date:
11/01/1999

Status:
Active

Description:

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$14.4
Need Help?
The purpose of this standard is to provide a pinout standard for dual-die 32-bit logic devices offered in a 96- and 144-ball grid array package for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease use. This standard defines device output for 32-bit wide buffer, driver and transceiver functions. This pinout specifically applies to the conversion of DIP-packaged 16-bit logic devices to LFBGA-packaged dual-die 32-bit logic devices.
File Size : 1 file , 98 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 7
Published : 11/01/1999

History


Related products

JEDEC JESD 36
Published Date: 06/01/1996
STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES
$16.8
JEDEC JESD64-A
Published Date: 10/01/2000
STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS
$15.3
JEDEC JESD70
Published Date: 06/01/1999
2.5 V BiCMOS LOGIC DEVICE FAMILY SPECIFICATION WITH 5 V TOLERANT INPUTS AND OUTPUTS
$15.9
JEDEC JESD73-1
Published Date: 08/01/2001
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES
$15.3

Best-Selling Products

Digital Protection for Power Systems
Published Date: 07/01/1995
$11.7
Insulators for High Voltages
Published Date: 01/01/1988
$35.7
Vacuum Switchgear
Published Date: 04/01/1994
$29.718