Low prices! Originals & Translations! Save your budget and time!
ONLINENORMS: Online Standards Store
Click View Shopping Cart
  1. Home
  2. JEDEC
  3. JEDEC JESD8-26 PDF

JEDEC JESD8-26 PDF

JEDEC JESD8-26 PDF

Name:
JEDEC JESD8-26 PDF

Published Date:
09/01/2011

Status:
Active

Description:

1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface

Publisher:
JEDEC Solid State Technology Association

Document status:
Active
Format:
Electronic (PDF)
Delivery time:
10 minutes
Delivery time (for Russian version):
200 business days
SKU:
Choose Document Language:
$14.4
Need Help?
This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.2 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.2 V and is primarily intended to support communications with Wide I/O SDRAM devices.
File Size : 1 file , 190 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 8
Published : 09/01/2011

History

Related products

JEDEC JESD 8-11A.01
JEDEC JESD 8-11A.01
Published Date: 09/01/2007
ADDENDUM No. 11A.01 to JESD8 - 1.5 V +/- 0.1 V (NORMAL RANGE) AND 0.9 - 1.6 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS
$15.9
JEDEC JESD8-12A.01
JEDEC JESD8-12A.01
Published Date: 09/01/2007
1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS
$15.9
JEDEC JESD8-15A
JEDEC JESD8-15A
Published Date: 09/01/2003
STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)
$18.6
JEDEC JESD 8-20A
JEDEC JESD 8-20A
Published Date: 10/01/2009
POD15 - 1.5 V Pseudo Open Drain I/O
$18

Best-Selling Products

The New Yorker Book of Technology Cartoons
The New Yorker Book of Technology Cartoons
Published Date: 10/01/2000
$7.5