Publisher : JEDEC

JEDEC JESD75 PDF

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS

Document status: Active

$48.00
JEDEC JESD76-1 PDF

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)

Document status: Active

$48.00
JEDEC JESD76-2 PDF

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)

Document status: Active

$48.00
JEDEC JESD76-3 PDF

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

Document status: Active

$48.00
JEDEC JESD76 PDF

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES

Document status: Active

$48.00
JEDEC JESD77D PDF

Terms, Definitions, and Letter Symbols for Discrete Semiconductor and Optoelectronic Devices

Document status: Active

$228.00
JEDEC JESD78D PDF

IC LATCH-UP TEST

Document status: Active

$74.00
JEDEC JESD78F.01 PDF

IC LATCH-UP TEST

Document status: Active

Free Download
JEDEC JESD78F.02 PDF

IC LATCH-UP TEST

Document status: Active

Free Download
JEDEC JESD78F PDF

IC LATCH-UP TEST

Document status: Active

Free Download