ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD
Document status: Active
ADDENDUM No. 4 to JESD12 - METHOD OF SPECIFICATION OF PERFORMANCE PARAMETERS FOR CMOS SEMICUSTOM INTEGRATED CIRCUITS
Document status: Active
ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES
Document status: Active
ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS
Document status: Active
LEADLESS CHIP CARRIER PINOUTS STANDARDIZED FOR LINEARS
Document status: Active
Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O
Document status: Active
LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD
Document status: Active
