JEDEC JESD217A PDF

JEDEC JESD217A PDF

Name:
JEDEC JESD217A PDF

Published Date:
11/01/2022

Status:
Active

Description:

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Czech version):
200 business days

SKU:
jedec-jesd217a_2504631

Choose Document Language:
0
Need Help?

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.


File Size : 1 file , 2.2 MB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 48
Published : 11/01/2022

History

JEDEC JESD217A
Published Date: 11/01/2022
Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages
JEDEC JESD217A
Published Date: 10/01/2022
Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages
JEDEC JESD217
Published Date: 09/01/2010
TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES
24.00 €

Related products

JEDEC JESD22-B118A
Published Date: 11/01/2021
Semiconductor Wafer and Die Backside External Visual Inspection
18.60 €
JEDEC JESD220-3
Published Date: 01/01/2020
Universal Flash Storage (UFS) Host Performance Booster (HPB) Extension
22.80 €
JEDEC JEP151A
Published Date: 01/01/2022
Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power Semiconductor Devices
JEDEC JEP194
Published Date: 02/01/2023
Guideline for Gate Oxide Reliability and Robustness Evaluation Procedures for Silicon Carbide Power MOSFETs

Best-Selling Products