JEDEC JESD252 PDF

JEDEC JESD252 PDF

Name:
JEDEC JESD252 PDF

Published Date:
10/01/2018

Status:
Active

Description:

SERIAL FLASH RESET SIGNALING PROTOCOL

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$15.9
Need Help?
JEDEC JESD252 is intended for use by SoC, ASIC, ASSP, and FPGA developers or vendors interested in incorporating a signaling protocol for hardware resetting the Serial Flash device. In is also intended for use by peripheral developers or vendors interested in providing Serial Flash devices compliant with the standard. This standard defines a signaling protocol that allows the host to reset the slaved Serial Flash device without a dedicated hardware reset pin.
File Size : 1 file , 160 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 12
Published : 10/01/2018

History

JEDEC JESD252.01
Published Date: 04/01/2021
Serial Flash Reset Signaling Protocol
$15.9
JEDEC JESD252
Published Date: 10/01/2018
SERIAL FLASH RESET SIGNALING PROTOCOL
$15.9

Related products

JEDEC JEP131C
Published Date: 08/01/2018
Potential Failure Mode and Effects Analysis (FMEA)
$21.6
JEDEC JEP156A
Published Date: 03/01/2018
CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION
$20.1
JEDEC JEP157A
Published Date: 04/01/2022
Recommended ESD-CDM Target Levels
$62.4
JEDEC JESD47L
Published Date: 12/01/2022
Stress-Test-Driven Qualification of Integrated Circuits
Free Download

Best-Selling Products