JEDEC JESD73-4 PDF

Name:
JEDEC JESD73-4 PDF

Published Date:
11/01/2001

Status:
Active

Description:

STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH

Publisher:
JEDEC Solid State Technology Association

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard provides a set of uniform data sheet parameters for the description of a dual 5-bit, 2.5 V FET transmission-gate bus switch device for DDR memory module and motherboard applications. This bus switch device has a low ON resistance allowing inputs to be connected directly to outputs, with near zero propagation delay.

File Size :	1 file , 210 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	10
Published :	11/01/2001

History

Related products

JEDEC JESD2

Published Date: 12/01/1982

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

$15.9

JEDEC JESD203

Published Date: 11/01/2005

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

$15.3

JEDEC JESD76

Published Date: 04/01/2000

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES

$14.4

JEDEC JESD11

Published Date: 12/01/1984

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS

$15.9

Best-Selling Products

ISO/IEC/IEEE 12207-2:2020

Published Date: 08/01/2020

Systems and software engineering - Software life cycle processes - Part 2: Relation and mapping between ISO/IEC/IEEE 12207:2017 and ISO/IEC 12207:2008

$83.4