JEDEC JESD11 PDF

Name:
JEDEC JESD11 PDF

Published Date:
12/01/1984

Status:
Active

Description:

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS

Document status:

Active

Format:

Electronic (PDF)

Delivery time:

10 minutes

Delivery time (for Russian version):

200 business days

SKU:

This standard indicates the procedures used to convert existing DIP and flat packages for digital parts (SSI & MSI) to chip carrier packages.

File Size :	1 file , 110 KB
Note :	This product is unavailable in Ukraine, Russia, Belarus
Number of Pages :	12
Published :	12/01/1984

Published Date: 11/01/2005

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES

$15.3

Published Date: 03/01/2006

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

$15.9

Published Date: 08/01/2001

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

$14.4

Published Date: 05/01/1980

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES

$24