JEDEC JESD82-18A PDF

JEDEC JESD82-18A PDF

Name:
JEDEC JESD82-18A PDF

Published Date:
01/01/2007

Status:
Active

Description:

STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERSFOR REGISTERED DDR2 DIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$18.6
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the CUA877 and CU2A877 PLL clock devices for registered DDR2 DIMM applications.The purpose is to provide a standard for the CUA877 and CU2A877 PLL clock devices, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
File Size : 1 file
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 21
Published : 01/01/2007

History


Related products

JEDEC JESD75-1
Published Date: 10/01/2001
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE
$14.4
JEDEC JESD75-2
Published Date: 07/01/2001
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS
$14.4
JEDEC JESD82-15
Published Date: 11/01/2005
STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
$18.6
JEDEC JESD82-21
Published Date: 01/01/2007
STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
$18

Best-Selling Products

300 Years of Industrial Design
Published Date: 03/01/2000
$10.5