JEDEC JESD82-21 PDF

JEDEC JESD82-21 PDF

Name:
JEDEC JESD82-21 PDF

Published Date:
01/01/2007

Status:
Active

Description:

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

Publisher:
JEDEC Solid State Technology Association

Document status:
Active

Format:
Electronic (PDF)

Delivery time:
10 minutes

Delivery time (for Russian version):
200 business days

SKU:

Choose Document Language:
$18
Need Help?
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA845 PLL clock device for registered DDR2 DIMM applications.The purpose is to provide a standard for a CUA845 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
File Size : 1 file , 170 KB
Note : This product is unavailable in Ukraine, Russia, Belarus
Number of Pages : 20
Published : 01/01/2007

History


Related products

JEDEC JESD 36
Published Date: 06/01/1996
STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES
$16.8
JEDEC JESD75
Published Date: 11/01/1999
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS
$14.4
JEDEC JESD75-2
Published Date: 07/01/2001
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS
$14.4
JEDEC JESD80
Published Date: 11/01/1999
STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES
$14.4

Best-Selling Products